Volume 9 , Issue 2 , PP: 12-23, 2025 | Cite this article as | XML | Html | PDF | Full Length Article
Saravanan V. 1 * , Elarmathi S. 2 , Rajalakshmi V. R. 3
Doi: https://doi.org/10.54216/IJWAC.090202
A recent study examined the applications of multiplication and division in video and image manipulation and there has been mention of machine learning. DSP blocks that function as high performance multipliers are given by FPGA providers. However routing lag time and inefficiencies, particularly for lower bit width multiplications, might emerge from the fixed placements and restricted number of these FPGA multipliers, raising power consumption. FPGA companies offer IP cores that are soft made especially for multiplication to solve this problem. Even if these IP cores have improved over time, they can yet be improved. This can be accomplished by creating low latency, accurate, and core multiplier topologies that maximize the space of FPGA and take advantage of its architectural characteristics, like rapid carry chains and look up table structures. These architectures seek to improve overall efficiency by lowering the crucial path delay and multiplier resource consumption. Here a proposed method for building accurate and approximate signed and unsigned multipliers for an eight bit configuration is presented. This entails changing the LUT 6 architecture to use a one LUT 5 with multiplexers in place of a dual LUT 5 with multiplexers. Using Xilinx software, the design was built in Verilog HDL and synthesized. At the conclusion of the process, variables including area, delay and power were compared.
FPGA , Multipliers , Power consumption , LUT , HDL
[1] A. Kakacak, A. E. Guzel, O. Cihangir, S. Gören, and H. F. Ugurdag, "Fast Multiplier Generator for FPGAs with LUT based Partial Product Generation and Column/Row Compression," Integr. VLSI J., vol. 57, pp. 147–157, 2017.
[2] J. Beuchat and J. Muller, "Automatic Generation of Modular Multipliers for FPGA Applications," IEEE Trans. Comput., vol. 57, no. 12, pp. 1600–1613, Dec. 2008.
[3] N. Brunie, F. de Dinechin, M. Istoan, G. Sergent, K. Illyes, and B. Popa, "Arithmetic Core Generation Using Bit Heaps," in Proc. 23rd Int. Conf. Field Program. Log. Appl. (FPL), Porto, Portugal, 2013, pp. 1–8.
[4] M. Kumm, "Optimal constant multiplication using integer linear programming," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 5, pp. 567–571, May 2018, doi: 10.1109/TCSII.2017.2739185.
[5] P. Paz and M. Garrido, "Efficient Implementation of Complex Multipliers on FPGAs Using DSP Slices," J. Signal Process. Syst., vol. 95, pp. 543–550, Apr. 2023. [Online]. Available: https://doi.org/10.1007/s11265-023-01867-7
[6] S. Ullah, S. Rehman, M. Shafique, and A. Kumar, "High Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators," presented at the 2021 Design, Autom. Test Eur. Conf. Exhib. (DATE), Grenoble, France, Feb. 2021.
[7] H. Parandeh-Afshar and P. Ienne, "Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs," in Proc. 21st Int. Conf. Field Program. Log. Appl. (FPL), Chania, Greece, 2011, pp. 225–231.
[8] R. Pilipovic and P. Bulic, "The Logarithmic Multiplier Design with Radix-4 Booth Encoding," presented at the 2020 Int. Conf. Comput. Design (ICCD), Hartford, CT, USA, Oct. 2020.
[9] S. Liang, S. Yin, L. Liu, W. Luk, and S. Wei, "FP-BNN: Binarized Neural Network on FPGA," presented at the 2018 Int. Conf. Field Program. Technol. (FPT), Naha, Japan, Dec. 2018.
[10] S. Mittal, "A Survey of FPGA-Based Accelerators for Convolutional Neural Networks," Neural Comput. Appl., vol. 32, pp. 1109–1139, Jan. 2020.
[11] R. Pilipovic, P. Bulic, and W. E. G. Walters, "Array Multipliers for High Throughput in Xilinx FPGAs with 6-Input LUTs," Computers, vol. 5, no. 4, Dec. 2020.
[12] J. Faraone, M. Kumm, and H. W. Leong, "AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers," presented at the 2019 Int. Conf. Field Program. Technol. (FPT), Tianjin, China, Dec. 2019.
[13] B. Thiyaneswaran, S. Kumarganesh, M. Dharmalingam, P. N. Palanisamy, L. Vasanth, and A. Immanuvel, "Environmental Pollution and Weather Data Monitoring Using LoRa Low Power VLSI Solution," presented at the 9th Int. Conf. Sci. Technol. Eng. Math. (ICONSTEM), Chennai, India, Apr. 2024, doi: 10.1109/ICONSTEM60960.2024.10568664.
[14] S. P. Anthoniraj, A. K. Anguraj, S. Kumarganesh, and B. Thiyaneswaran, "Development of Keyless Biometric Authenticated Vehicle Ignition System," Mater. Today: Proc., vol. 81, no. 2, pp. 464–469, 2021.
[15] D. Kalaiyarasi and M. Saraswathi, "Design of an Efficient High Speed Radix-4 Booth Multiplier for Both Signed and Unsigned Numbers," presented at the 2016 Int. Conf. Adv. Electron. Comput. Commun. (ICAECC), Bangalore, India, Oct. 2016.
