International Journal of Wireless and Ad Hoc Communication

Journal DOI

https://doi.org/10.54216/IJWAC

Submit Your Paper

2692-4056ISSN (Online)

Volume 9 , Issue 1 , PP: 01-17, 2025 | Cite this article as | XML | Html | PDF | Full Length Article

VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing

Kumarganesh S. 1 * , Socratees P. 2 , Rajamanickam G. 3

  • 1 Professor, Department of ECE, Knowledge Institute of Technology, Salem, Tamil Nadu, India - (saikgss@gmail.com)
  • 2 PG Scholar, Department of ECE, Knowledge Institute of Technology, Salem, Tamil Nadu, India - (socratees1046@gmail.com)
  • 3 Received: October 02, 2024 Revised: November 12, 2024 Accepted: January 07, 2025 - (grece@kiot.ac.in)
  • Doi: https://doi.org/10.54216/IJWAC.090101

    Received: October 02, 2024 Revised: November 12, 2024 Accepted: January 07, 2025
    Abstract

    A common symmetric key block cypher for protecting electronic data is called the Advanced Encryption Standard (AES). The implementation of the AES algorithm using Very-Large-Scale Integration (VLSI) is examined in this study. Cryptographic algorithms can be realised in hardware thanks to VLSI, which has advantages over software implementations in terms of increased processing speed and security. In this work, an AES block cypher core designed and implemented with VLSI techniques is described. We investigate various architectural designs to maximise performance indicators such as area, power consumption, and throughput. The trade-offs between different implementation options and design concerns for important components such as S-boxes will be covered. To illustrate the performance and usefulness of the implemented AES core, simulation results will be given. This paper examines the VLSI implementation of the Advanced Encryption Standard (AES), with a focus on image processing applications, even though it is essential for general data security. Effective on-chip encryption and decryption can be included into image processing systems by implementing the AES algorithm into specialised hardware circuits. Benefits of this VLSI design include enhanced performance over software-based solutions on resource-constrained image processing devices, the ability to encrypt images in real-time for secure transmission or storage, and the potential for reduced power usage for battery-powered applications.

    Keywords :

    Advanced Encryption Standard (AES) , Very-Large-Scale Integration (VLSI) Algorithm , Block cipher , Data hiding , S-boxes

    References

    [1]    Aufa F. J., Endroyono and Affandi A., "Security System Analysis in Combination Method: RSA Encryption and Digital Signature Algorithm," 2018 4th International Conference on Science and Technology (ICST), Yogyakarta, Indonesia, 2018, pp. 1-5, doi: 10.1109/ICSTC.2018.8528584.

    [2]    El-Mowafy M. A., Gharghory S. M., Abo-Elsoud M. A., Obayya M. and Fath Allah M. I., "Chaos Based Encryption Technique for Compressed H264/AVC Videos," in IEEE Access, vol. 10, pp. 124002-124016, 2022, doi: 10.1109/ACCESS.2022.3223355.

    [3]    Hoomod H. K. and Hussein A. M., "New Modified Twofish For Data Protection Using Salsa20 and Lu system," 2019 International Conference on Intelligent Computing and Control Systems (ICCS), Madurai, India, 2019, pp. 1189-1195, doi: 10.1109/ICCS45141.2019.9065573.

    [4]    Kavuri V. R. and A. T. P., "Efficient Secured Cloud Storage System using Dynamic Multiple Clouds Cryptographic Algorithm," 2023 7th International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), Kirtipur, Nepal, 2023, pp. 399-405, doi: 10.1109/I-SMAC58438.2023.10290155.

    [5]    Li.Z, "Exploration on Accounting Data Encryption Processing System Based on DES Algorithm," 2023 International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE), Ballari, India, 2023, pp. 1-6, doi: 10.1109/AIKIIE60097.2023.10389923.

    [6]    Mahendra M. and Prabha P. S., "Classification of Security Levels to Enhance the Data Sharing Transmissions using Blowfish Algorithm In Comparison With Data Encryption Standard," 2022 International Conference on Sustainable Computing and Data Communication Systems (ICSCDS), Erode, India, 2022, pp. 1154-1160, doi: 10.1109/ICSCDS53736.2022.9760971.

    [7]    Parvathy P.  and Remya Ajai A. S., "VLSI Implementation of Blowfish Algorithm for Secure Image Data Transmission," 2020 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, 2020, pp. 0770-0774, doi: 10.1109/ICCSP48568.2020.9182088.

    [8]    Qingmin Y.  and Sinan W., "Signature system based on RSA algorithm and its algorithm optimization," 2021 IEEE Conference on Telecommunications, Optics and Computer Science (TOCS), Shenyang, China, 2021, pp. 703-706, doi: 10.1109/TOCS53301.2021.9688864.

    [9]    Ramtri G. and Patel C., "Secure Banking Transactions Using RSA and Two Fish Algorithms," 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), Vellore, India, 2020, pp. 1-5, doi: 10.1109/ic-ETITE47903.2020.236.

    [10] Shahbazi K.  and Ko S. B., "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29,      no. 1, pp. 136-148, Jan. 2021, doi: 10.1109/TVLSI.2020.3033928.

    [11] Smekal D., Hajny J. and Martinasek Z., "Hardware-Accelerated Twofish Core for FPGA," 2018 41st International Conference on Telecommunications and Signal Processing (TSP), Athens, Greece, 2018, pp. 1-5, doi:10.1109/TSP.2018.8441386.

    [12] Vanitha M., Sakthivel R. and Subha, "Highly secured high throughput VLSI architecture for AES algorithm," 2012 International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2012, pp. 403-407, doi: 10.1109/ICDCSyst.2012.6188751.

    [13] Venkata Rao D., Pavan Kumar Reddy S., Anusha C., Bhoomika D.  and Venkateswarlu R., "Image Security is Improved by Super Encryption using RSA and Chaos Algorithms," 2023 Second International Conference on Electronics and Renewable Systems (ICEARS), Tuticorin, India, 2023, pp. 1-5, doi: 10.1109/ICEARS56392.2023.10085142.

    [14] ZhaoJ., "DES-Co-RSA: A Hybrid Encryption Algorithm Based on DES and RSA," 2023 IEEE 3rd International Conference on Power, Electronics and Computer Applications (ICPECA), Shenyang, China, 2023, pp. 846-850, doi: 10.1109/ICPECA56706.2023.10075771.

    [15] S. Kumarganesh, S. Anthoniraj, T.Senthil Kumar, P.Elayaraja, et al. (2022), “A Novel Analytical Framework is Developed for Wireless Heterogeneous Networks for Video Streaming Applications” Journal of Mathematics, 2022(1) pp.1-7 doi:https://doi.org/10.1155/2022/2100883.

    [16] Thiyaneswaran B, Anguraj K, Kumarganesh S and Thangaraj K, (2021), “Early Detection of Melanoma Images using gray level co‐occurrence matrix Features and Machine Learning Techniques for Effective Clinical Diagnosis” International Journal of Imaging Systems and technology, Wiley Publications, Volume 31, Issue 2, Pages 682-694.

    Cite This Article As :
    S., Kumarganesh. , P., Socratees. , G., Rajamanickam. VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing. International Journal of Wireless and Ad Hoc Communication, vol. , no. , 2025, pp. 01-17. DOI: https://doi.org/10.54216/IJWAC.090101
    S., K. P., S. G., R. (2025). VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing. International Journal of Wireless and Ad Hoc Communication, (), 01-17. DOI: https://doi.org/10.54216/IJWAC.090101
    S., Kumarganesh. P., Socratees. G., Rajamanickam. VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing. International Journal of Wireless and Ad Hoc Communication , no. (2025): 01-17. DOI: https://doi.org/10.54216/IJWAC.090101
    S., K. , P., S. , G., R. (2025) . VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing. International Journal of Wireless and Ad Hoc Communication , () , 01-17 . DOI: https://doi.org/10.54216/IJWAC.090101
    S. K. , P. S. , G. R. [2025]. VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing. International Journal of Wireless and Ad Hoc Communication. (): 01-17. DOI: https://doi.org/10.54216/IJWAC.090101
    S., K. P., S. G., R. "VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing," International Journal of Wireless and Ad Hoc Communication, vol. , no. , pp. 01-17, 2025. DOI: https://doi.org/10.54216/IJWAC.090101