VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing

International Journal of Wireless and Ad Hoc Communication IJWAC 2692-4056 10.54216/IJWAC https://www.americaspg.com/journals/show/3507 2019 2019 VLSI Implementation of AES Block Cipher Based Data Hiding in Image Processing Professor, Department of ECE, Knowledge Institute of Technology, Salem, Tamil Nadu, India Kumarganesh Kumarganesh PG Scholar, Department of ECE, Knowledge Institute of Technology, Salem, Tamil Nadu, India Socratees. P. Received: October 02, 2024 Revised: November 12, 2024 Accepted: January 07, 2025 Rajamanickam. G. A common symmetric key block cypher for protecting electronic data is called the Advanced Encryption Standard (AES). The implementation of the AES algorithm using Very-Large-Scale Integration (VLSI) is examined in this study. Cryptographic algorithms can be realised in hardware thanks to VLSI, which has advantages over software implementations in terms of increased processing speed and security. In this work, an AES block cypher core designed and implemented with VLSI techniques is described. We investigate various architectural designs to maximise performance indicators such as area, power consumption, and throughput. The trade-offs between different implementation options and design concerns for important components such as S-boxes will be covered. To illustrate the performance and usefulness of the implemented AES core, simulation results will be given. This paper examines the VLSI implementation of the Advanced Encryption Standard (AES), with a focus on image processing applications, even though it is essential for general data security. Effective on-chip encryption and decryption can be included into image processing systems by implementing the AES algorithm into specialised hardware circuits. Benefits of this VLSI design include enhanced performance over software-based solutions on resource-constrained image processing devices, the ability to encrypt images in real-time for secure transmission or storage, and the potential for reduced power usage for battery-powered applications. 2025 2025 01 17 10.54216/IJWAC.090101 https://www.americaspg.com/articleinfo/20/show/3507